Former
teaching assistance at ETH:
SimpleScalar
DRAM and memory controller models:
As part of the IP
Cube (IP3) project at ETH Zurich I wrote SimpleScalar models for
SDRAMs, Direct Rambus DRAMs, and the corresponding memory controllers.
<back to top>
M. Gries
home